Abstract: This paper describes a fractional-N subsampling PLL in 28nm CMOS. Fractional lock is achieved by using a 10bit digital-to-time converter (DTC) that generates a delayed sampling clock with ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback